A low-power hardware search architecture for speech recognition
نویسندگان
چکیده
High-performance speech recognition is extremely computationally expensive, limiting its use in the mobile domain. We therefore propose a low-power hardware speech recognition architecture for mobile applications, exploiting the orders-of-magnitude efficiency improvements dedicated hardware can offer. Our system is based on the Sphinx 3.0 software recognizer developed at Carnegie Mellon University, capable of large-vocabulary, speaker-independent, continuous, real-time speech recognition. We show through cycle-accurate simulation that our hardware, targeting the backend search stage of recognition, is capable of recognizing speech from a 5,000 word vocabulary 1.3 times faster than real-time, within an approximately 200mW power budget.
منابع مشابه
Implementation of Voice Processing Algorithms in Fpga Hardware
Some speech recognition applications, like speaker verification, dialog recognition or speech to text transcription could require real time processing and a good precision. Other applications such as toys, automotive vehicles or portable machines still could aggregate portability and low-power requirements, in addition to physical compactness. A specific hardware could be a solution for this pr...
متن کاملSpeech Emotion Recognition Based on Power Normalized Cepstral Coefficients in Noisy Conditions
Automatic recognition of speech emotional states in noisy conditions has become an important research topic in the emotional speech recognition area, in recent years. This paper considers the recognition of emotional states via speech in real environments. For this task, we employ the power normalized cepstral coefficients (PNCC) in a speech emotion recognition system. We investigate its perfor...
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملSilicon Technologies for Speaker Independent Speech Processing and Recognition Systems in Noisy Environments
As the speaker independent speech recognition problem itself is highly computation intensive, the external environment adds to recognition complexity. As per Moore’s law, doubling of number of transistors in a chip per year lead to the integration of various architectures in high density chips which lead to the implementation of high complex mixed signal speech systems in FPGA and ASIC technolo...
متن کاملMemory-Efficient Modeling and Search Techniques for Hardware ASR Decoders
This paper gives an overview of acoustic modeling and search techniques for low-power embedded ASR decoders. Our design decisions prioritize memory bandwidth, which is the main driver in system power consumption. We evaluate three acoustic modeling approaches–Gaussian mixture model (GMM), subspace GMM (SGMM) and deep neural network (DNN)–and identify tradeoffs between memory bandwidth and recog...
متن کامل